INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449		Attorney Docket No. 2885/85		Serial No. 10/791,501		
		Applicant(s) Vorbach et al.				
		Filing Date March 1, 2004		Group Art Unit 2116		

APR 0 3 2008

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	RE 34,444	November 1993	Kaplinsky			
	4,414,547	November 1983	Knapp et al.			
	4,590,583	May 20, 1986	Miller			
	4,852,048	July 25, 1989	Morton			
	4,882,687	November 1989	Gordon			
	4,918,440	April 17, 1990	Furtek et al.			
	5,193,202	March 9, 1993	Jackson et al.			
	5,212,716	May 1993	Ferraiolo et al.			
	5,218,302	June 8, 1993	Loewe et al.			
	5,276,836	January 4, 1994	Fukumaru et al			
	5,311,079	May 10, 1994	Ditlow et al.			
	5,469,003	November 1995	Kean			
	5,581,731	December 3, 1996	King et al.			
	5,652,529	July 1997	Gould et al.			
	5,748,979	May 1998	Trimberger			
	5,752,035	May 1998	Trimberger			
	5,754,820	May 19, 1998	Yamagami			
	5,821,744	October 1998	Veytsman et al.			
	5,844,422	December 1, 1998	Trimberger et al.			
	5,862,403	January 1999	Kanai et al.			
	5,960,193	September 28, 1999	Guttag et al.			
	5,999,990	December 1999	Sharrit et al.			
	6,020,760	February 1, 2000	Sample et al.			
	6,026,481	February 2000	New et al.			
	6,077,315	June 2000	Greenbaum et a.			
	6,105,106	August 2000	Manning			
	6,134,166	October 17, 2000	Lytle et al.			
	6,185,256	February 2001	Saito et al.			
	6,185,731	February 2001	Macda et al.			
	6,188,240	February 2001	Nakaya			
	6,198,304	March 2001	Sasaki			
	6,216,223	April 2001	Revilla et al.			
	6,256,724	July 2001	Hocevar et al.			
	6,285,624	September 2001	Chen			
	6,400,601	June 2002	Sudo et al.			
	6,435,054	October 10,2000	Nguyen			
	6,476,634	November 2002	Bilski			
	6,516,382	February 2003	Manning			

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	RE34,444	November 1993	Kaplinsky			
	4,414,547	November 1983	Knapp et al.			
	4,590,583	May 20, 1986	Miller			
	4,852,048	July 25, 1989	Morton			
	4,882,687	November 1989	Gordon			
	4,918,440	April 17, 1990	Furtek et al.			
	5,193,202	March 9, 1993	Jackson et al.			
	5,212,716	May 1993	Ferraiolo et al.			
	5,218,302	June 8, 1993	Loewe et al.			
	5,276,836	January 4, 1994	Fukumaru et al.			
	5,311,079	May 10, 1994	Ditlow et al.			
	5,469,003	November 1995	Kean			
	5,581,731	December 3, 1996	King et al.			
	5,652,529	July 1997	Gould et al.			
	5,748,979	May 1998	Trimberger			
	5,752,035	May 1998	Trimberger			
	5,754,820	May 19, 1998	Yamagami			
	5,821,744	October 1998	Veytsman et al.			
	5,844,422	December 1, 1998	Trimberger et al.			
	5,862,403	January 1999	Kanai et al.			
	5,960,193	September 28, 1999	Guttag et al.			
	5,999,990	December 1999	Sharrit et al.			
	6,020,760	February 1, 2000	Sample et al.			
	6,026,481	February 2000	New et al.			
	6,077,315	June 2000	Greenbaum et a.			
	6,105,106	August 2000	Manning			
	6,134,166	October 17, 2000	Lytle et al.			
	6,185,256	February 2001	Saito et al.			
	6,185,731	February 2001	Maeda et al.			
	6,188,240	February 2001	Nakaya			
	6,198,304	March 2001	Sasaki			
	6,216,223	April 2001	Revilla et al.			
	6,256,724	July 2001	Hocevar et al.			
	6,285,624	September 2001	Chen			
	6,400,601	June 2002	Sudo et al.			
	6,435,054	October 10,2000	Nguyen			
	6,476,634	November 2002	Bilski			
	6,516,382	February 2003	Manning			

	Attorney Docket No. 2885/85		Serial No. 10/791,501
INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449	Applicant(s) Vorbach et al.		
	Filing Date March 1, 2004		Group Art Unit 2116

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	6,518,787	February 2003	Allegrucci et al.			
	6,525,678	February 2003	Veenstra et al.			
	6,631,487	October 2003	Abramovici et al.			
	6,633,181	October 2003	Rupp			
	6,658,564	December 2003	Smith et al.			
	6,708,325	March 2004	Cooke et al.			
	6,757,892	June 2004	Gokhale et al.			
	6,782,445	August 2004	Olgiati et al.			
	6,803,787	October 2004	Wicker, Jr.			
	6,871,341	March 2005	Shyr			
	6,874,108	March 2005	Abramovici et al.			
	6,886,092	April 2005	Douglass et al.			
	6,901,502	May 2005	Yano et al.			
	6,961,924	November 2005	Bates et al.			
	6,928,523	August 2005	Yamada, Akira			
	7,010,687	March 2006	Vorbach et al.			
	7,237,087	June 26, 2007	Vorbach et al.			
	7,249,351	July 2007	Songer et al.			
	7,254,649	August 2007	Subramanian et al.			
	2001/0032305	October 2001	Barry			
	2002/0103839	August 2002	Ozawa			
	2002/083308	June 27, 2002	Pereira et al.			
	2003/0001615	January 2003	Sueyoshi et al.			
	2003/0086300	May 2003	Noyes et al.			

FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO
	0 398 552	November 22, 1990	EPO				
	0 735 685	October 2, 1996	EPO				
	0 746 106	December 4, 1996	EPO				
	0 748 051	December 11, 1996	EPO				
	1 061 439	December 20, 2000	EPO				
	199 26 538	December 14, 2000	Germany			Abs	
	WO92/01987	February 6, 1992	PCT				
	WO04/114128	December 29, 2004	PCT				

Page 2 at bottom

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449

Attorney Docket No.	2885/85
Serial No.	10/791,501
Applicant(s)	Vorbach et al.
Filing Date	March 1, 2004
Group Art Unit	2116

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES	NO
	05-309184	December 16, 2003	Japan			English Equivalent = USP 5,193,202 cited above	

OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Albahama, O.T. et al., "On the Viability of FPGA-Based Integrated Coprocessors," Dept. of Electrical and Electronic Engineering, Imperial College of Science, London, 1996 IEEE, pp. 206-215.
	Athanas et al., "Processor Reconfiguration Through Instruction-Set Metamorphosis," 1993, IEEE Computers, pp. 11-18.
	Bakkes, P.J., et al., "Mixing Fixed and Reconfigurable Logic for Array Processing," Dept. of Electrical and Electronic Engineering, University of Stellenbosch, South Africa, 1996 IEEE, pp. 118-125.
	Bratt, A, "Motorola field programmable analogue arrays, present hardware and future trends," Motorola Programmable Technology Centre, Gadbrook Business Centre, Northwich, Cheshire, 1998, The Institute of Electrical Engineers, IEE. Savoy Place, London, pp. 1-5.
	Cardoso, Joao M.P. and Markus Weinhardt, "XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XPP Architecture," Field-Programmable Logic and Applications. Reconfigurable Computing is Going Mainstream, 12th International Conference FPL 2002, Proceedings (Lecture Notes in Computer Science, Vol. 2438) Springer-Verlag Berlin, Germany, 2002, pp. 864-874.
	Compton, K. et al., "Configurable Computing: A Survey of Systems and Software," Northwestern University, Dept. of ECE, Technical Report, 1999, (XP-002315148), 39 pages.
	DeHon, A., "DPGA Utilization and Application," MIT Artificial Intelligence Laboratory, Proceedings of the Fourth International ACM Symposium on Field-Programmable Gate Arrays (FPGA '96), IEEE Computer Society, pp. 1-7.
	Franklin, Manoj et al., "A Fill-Unit Approach to Multiple Instruction Issue," Proceedings of the Annual International Symposium on Microarchitecture, November 1994, pp. 162-171.
	Hwang, K., "Advanced Computer Architecture - Parallelism, Scalability, Programmability," 1993, McGraw-Hill, Inc., pp. 348-355.
	IBM Technical Disclosure Bulletin, IBM Corp., New York, XP000424878, Bd. 36, Nr. 11, 1 November 1993, pp. 335-336.
	Knittel, Gunter, "A PCI-compatible FPGA-Coprocessor for 2D/3D Image Processing," University of Turgingen, Germany, 1996 IEEE, pp. 136-145.
	Lee et al., "A new distribution network based on controlled switching elements and its applications," IEEE/ACT Trans. of Networking, Vol. 3, No. 1, pp. 70-81, February 1995.
	Lee, Jong-eun et al., "Reconfigurable ALU Array Architecture with Conditional Execution," International Soc. Design Conference (ISOOC) [online] October 25, 2004, Seoul, Korea, 5 pages.
	Margolus, N., "An FPGA architecture for DRAM-based systolic computations," Boston University Center for Computational Science and MIT Artificial Intelligence Laboratory, IEEE 1997, pp. 2-11.
	Ozawa, Motokazu et al., "A Cascade ALU Architecture for Asynchronous Super-Scalar Processors," IEICE Transactions on Electronics, Electronics Society, Tokyo, Japan, Vol. E84-C, No. 2, February 2001, pp. 229-237.
	Quenot, G.M., et al., "A Reconfigurable Compute Engine for Real-Time Vision Automata Prototyping," Laboratoire Systeme de Perception, DGA/Etablissement Technique Central de l'Armement, France, 1994 IEEE, pp. 91-100.
	Tsutsui, A., et al., "YARDS: FPGA/MPU Hybrid Architecture for Telecommunication Data Processing," NTT Optical Network Systems Laboratories, Japan, 1997 ACM, pp. 93-99.
	Weinhardt, M., "Compilation Methods for Structure-programmable Computers," dissertation, ISBN 3-89722-011-3, 1997. **[TABLE OF CONTENTS AND ENGLISH ABSTRACT PROVIDED]**
	XILINX, "Spartan and SpartanXL Families Field Programmable Gate Arrays," January 1999, Xilinx, pp. 4-3 through 4-70.
	Zhang, et al., "A 1-V Heterogeneous Reconfigurable DSP IC for Wireless Baseband Digital Signal Processing," IEEE Journal of Solid-State Circuits, Vol. 35, No. 11, November 2000, pp. 1697-1704.

EXAMINER	/Nitin Patel/	DATE CONSIDERED	05/29/2008

EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.